Analog Layout Design Engineer

Job Description

• Designs complex layouts of analog signal circuits for a given design specification and runs complete set of design verification tools for process design rules, electron migration, voltage drop (IR), ESD
• other reliability checks on the layouts. Designs and analyzes floorplans, power grid, ESD, bumps
• performs all required verification on the analog blocks. Performs the micro floor-planning and detail signal planning of complex analog circuits to meet performance and electrical requirements (shielding, matching) for critical signals to optimize for area, power, RV
• performance. Develops and drives new and innovative analog layout methodologies to improve layout productivity and quality. Collaborates with analog circuit design, process technology
• package design teams to meet design specifications, plan work
• negotiate layout tradeoffs as needed. Troubleshoots a wide variety of issues up to and including design and tool/flow/methodology used in analog layout design. Qualifications:
• Experience of 6+ Yrs
• Handles Larger Layout blocks independently ( RX, TX, LDOs ), capable to create execution plan, estimate efforts for the blocks and lead a small team of layout designers, assign and track work
• Works with leads on Top level layout, provides inputs for efficient floorplan
• Very good understanding of RV, ESD and Analog layout skills
• Expert in all flows and tools like Virtuoso/CustomCompiler, ICV/Caliber, Redhawk/Voltus, Extraction tools like StarRC.
• Good knowledge of Design Rule Decks
• Shows interest and implements automation ideas
• Good understanding of complex ckt ADC, vregs, DACs, current mirrors, PLLs, Chargepumps, amplifiers etc..
• Min Educational Qualification - Master or Bachelors in EE
• Expectation will be that the person will work as an individual contributor, with an added responsibility to technically lead a small team of Layout designers to complete layout of larger designs. Job Type: Experienced Hire Shift: Shift 1 (India) Primary Location: India, Bangalore Additional Locations: Business group: The Central Engineering Group (CEG) is Intel's data-driven organization that builds scalable engineering solutions across three pillars: Product Enablement (IP, tools
• methodologies), Custom ASIC (leveraging existing IP for custom silicon)
• Foundry Enablement (supporting top customers and validating technologies). The team focuses on customer-driven, end-to-end solutions with short development cycles to deliver measurable business impact across Intel's product and foundry businesses. Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation
• any other characteristic protected by local law, regulation
• ordinance. Position of Trust N/A Work Model for this Role This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change. * ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees
• any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.